

NSWAA/NTWAA

Liverpool 10

Sunderland 10

LA-5321P REV 1.0 Schematic

Intel Arrandale /IBEX PEAK

2009-11-12 Rev 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/01/23	Deciphered Date	2010/01/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Schematic,LA5321P M/B	
				Size B	Document Number
				401782	Rev D
Date:				Monday, January 25, 2010	
				Sheet 1 of 48	

Compal Confidential

Model Name : NSWAA/NTWAA

File Name : LA-5321P

Intel Arrandale

rPGA-988

page 5,6,7,8,9,10

Fan Control

APL5607

page 6

Clock Generator

SLG8SP587VTR

page 13

Memory BUS(DDRIII)

Dual Channel

1.5V DDRIII 800/1066 MT/s

200pin DDRIII-SO-DIMM X2

BANK 0, 1, 2, 3

page 11,12

FDI X8

2.7GHz

DMI X4

2.5GHz

LCD Conn.

page 13

CRT

page 14

HDMI Conn.

page 15

HDMI Level Shifter

page 15

Express Card (Reserve)

USB port 8

Express Card (Reserve)

PCIe port 0

page 27

RJ45

page 28

RTL8103EL-VB 10/100M

PCIe port 2

page 28

PCMCIA (Reserve)

OZ601

page 32

USB

5V 480MHz

PCIe 1x

1.5V 2.5GHz(250MB/s)

PCIe 1x

1.5V 2.5GHz(250MB/s)

PCI

3V 33MHz

Intel Ibex Peak

BGA-951

page 16~24

USB

5V 480MHz

USB

5V 480MHz

PCIe 1x

1.5V 2.5GHz(250MB/s)

SATA port 1

5V 3GHz(300MB/s)

SATA port 4

5V 3GHz(300MB/s)

SATA port 5

5V 3GHz(300MB/s)

USB port 3

5V 480MHz

PCleMini Card

WiMax

USB port 13

page 27

PCleMini Card

WLAN

PCIe port 1

page 27

SATA HDD0

page 25

SATA ODD

page 25

eSATA

page 25

USB

USB port 3

page 25

LPC BUS

3.3V 33 MHz

HD Audio

3.3V/1.5V 24MHz

Power/B

page 26

RTC CKT.

page 16

USB/B

page 25

DC/DC Interface CKT.

page 36

ODD/B for 17"

page 25

Power Circuit DC/DC

page 37~45

SPI ROM

page 16

Debug Port

page 34

ENE KB926 D3

page 33

Touch Pad

page 26

Int.KBD

page 26

EC ROM

page 34

MDC 1.5 Conn

page 26

HDA Codec

ALC272

page 29

AMP.

TPA6017

page 30

Int. MIC CONN

page 30

MIC CONN

page 30

HP CONN


page 30

SPK CONN

page 30

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B					
						Size		Document Number		Rev D	
						Date:		Monday, January 25, 2010		Sheet 2 of 48	
						401782					

NSWAA Liverpool Intel Arrandale
NTWAA Sunderland Intel Arrandale



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
					401782	
				Date:	Monday, January 25, 2010	Sheet 3 of 48

Voltage Rails

(O MEANS ON X MEANS OFF)

<div>power plane</div> <div>State</div>	+RTCVCC	+B	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.5VS +VGA_CORE +CPU_CORE +VTT +1.05VS +1.8VS +1.1VS +0.75VS
S0	O	O	O	O	O
S1	O	O	O	O	O
S3	O	O	O	O	X
S5 S4/AC	O	O	O	X	X
S5 S4/ Battery only	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X

BTO Option Table

Function	Bluetooth	RJ11	MIC	HDMI	Panel		3G	Express Card		Mini Card
description	(B)			(Y)			(G)	(E)	(A)	
explain	Bluetooth	MDC	MIC	HDMI	16"	17"	3G	New Card	PCMCIA	WIRELESS
BTO	BT@	MDC@	MIC@	IHDMI@	16@	17@	3G@	NEW@	PCM@	WLAN@

<div>STATE</div> <div>SIGNAL</div>	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

EC SM Bus1 address


EC SM Bus2 address



Power	Device	Address	Power	Device	Address
+3VALW	EC KB926 D3		+3VS	EC KB926 D3	
+3VALW	Smart Battery	0001 011x b	+3VS	VGA THM Sensor ADM1032ARMZ	1001 110x b
			+3VS	PCH	0100 110x b

PCH SM Bus address

Power	Device	Address
+3VALW	PCH	
+3VS	Clock Generator	1101 001x b
+3VS	DDR DIMM0	1001 000x b
+3VS	DDR DIMM1	1001 010x b
+3VS	Express	
+3VS	WLAN/Wimax/3G	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic,LA5321P M/B		
				Size	Document Number	Rev
				Custom	401782	D
				Date:	Monday, January 25, 2010	Sheet 4 of 48





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
					401782
				Date:	Monday, January 25, 2010
				Sheet	6 of 48
				Rev	D

JCPU_F

+CPU_CORE
Clarksfield: 65A
Auburndale:48A

Clarksfield: 21A
Auburndale:18A

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES


VTTO_1
VTTO_2
VTTO_3
VTTO_4
VTTO_5
VTTO_6
VTTO_7
VTTO_8
VTTO_9
VTTO_10
VTTO_11
VTTO_12
VTTO_13
VTTO_14
VTTO_15
VTTO_16
VTTO_17
VTTO_18
VTTO_19
VTTO_20
VTTO_21
VTTO_22
VTTO_23
VTTO_24
VTTO_25
VTTO_26
VTTO_27
VTTO_28
VTTO_29
VTTO_30
VTTO_31
VTTO_32
AE10
AE10
AC10
AC10
AB10
AB10
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100

PSI# AN33 H_PSI# 44
VID[0] AK35 CPU_VID0 44
VID[1] AK34 CPU_VID1 44
VID[2] AL33 CPU_VID2 44
VID[3] AL33 CPU_VID3 44
VID[4] AM33 CPU_VID4 44
VID[5] AM33 CPU_VID5 44
VID[6] AM34 H DPRSLPVR R 1 H DPRSLPVR 44
PROC_DPRSLPVR R62 0.0402_5%
VTTO_SELECT G15 H_VTTSELECT 41


ISENSE AN35 IMVP_IMON 44
VCC_SENSE A134 VCCSENSE R R65 1 2 0.0402_5%
VSS_SENSE A135 VSSSENSE R R66 1 2 0.0402_5%
VTT_SENSE B15 VTT_SENSE 41
VSS_SENSE_VTT A15 VSS_SENSE_VTT 41
near CPU

Material Note (+VTT):
330uF/ 6mohm, number are 3,
power x1, HW x2


(Place these capacitors under CPU socket Edge, top layer)



Co-layout with C80, C82



Add on 5/25 for power team request




CRB default setting:
VID[6:0]=[0100111]


VTT Rail
Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V

H_VTTSELECT = low, 1.1V
H_VTTSELECT = high, 1.05V


(Place these capacitors between inductor and socket on Bottom)




(Place these capacitors under CPU socket, top layer)




(Place these capacitors on CPU cavity, Bottom Layer)



TOP side (under inductor)





Co-layout with C124, C122





IC_AUB_CFD_IPGA_R0P9


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	Schematic_LA5321P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custpm	401782	D
				Date:	Monday, January 25, 2010	Sheet 8 of 48



Co-layout with C128



(Place these capacitors under CPU socket, top layer)



GRAPHICS

Clarksfield: 5A
Auburndale: 3A

POWER

Clarksfield: 21A
Auburndale: 18A

FDI

PBG & DMT

Clarksfield: 0.6A
Auburndale: 0.6A

IC_AUB_CFD_rPGA_R0P9









SENSE LINES

DDR3 - 1.5V RAILS


1.1V

1.8V



Clarksfield: 0.6A
Auburndale: 0.6A




(Place these capacitors under CPU socket Edge, top layer)




(Place these capacitors under CPU socket, top layer)




Co-layout with C140





Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B				
						Size B	Document Number		Rev D	
							401782			
						Date:	Monday, January 25, 2010		Sheet 9 of 48	







Standard Type DDR3 SO-DIMM B




Layout Note:
Place near JDDR.H



Layout Note: Place these 4 Caps near Command and Control signals of DIMMB




Layout Note:
Place near JDDR.H.203 and 204




Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/01/23		Deciphered Date	2010/01/23		Schematic,LA5321P M/B		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
						Custom	401782	D
						Date:	Monday, January 25, 2010	Sheet 12 of 48

Clock Generator








LCD/PANEL BD. Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	Schematic, LA5321P M/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401782
				Rev	D
Date: Monday, January 25, 2010				Sheet	13 of 48

CRT CONNECTOR







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401782
				Date:	Monday, January 25, 2010
				Sheet	14 of 48
				Rev	D


Schematic,LA5321P M/B



HDMI Connector



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B					
						Size		Document Number		Rev D	
								401782			
						Date:		Monday, January 25, 2010		Sheet 15 of 48	



Integrated SUS 1.05V VRM Enable

PCH_INTVRMEN	High - Enable Internal VRs (must be always pulled high)
--------------	---

HDA_SYNC


This signal has a weak internal pull down.
H=>On Die PLL is supplied by 1.5V
*L=>On Die PLL is supplied by 1.8V

HDA_SDO

This signal has a weak internal pull down.
This signal can't PU


Flash Descriptor Security Override

HDA_DOCK_EN#	Low = Enabled High = Disabled *
--------------	------------------------------------




ITPM Enabled Internal: Pull down 20k

SPI_MOSI	High = Enabled Low = Disabled (Default)
----------	--



06/01 change R125 from 4.7K to 51 ohm




PCH Pin	RefDes	ES1	ES2	ES1	ES2
PCH_JTAG_TDO	R358	No Install	200ohm	No Install	No Install
PCH_JTAG_TMS	R355	No Install	100ohm	No Install	No Install
PCH_JTAG_TDI	R354	No Install	200ohm	No Install	No Install
PCH_JTAG_TCK	R356	No Install	100ohm	No Install	No Install
PCH_JTAG_RST#	R643	No Install	20Kohm	No Install	No Install



1ST HDD

SATA ODD

eSATA



For NewCard


27 PCIE_PRX_NEWTX_N1
27 PCIE_PRX_NEWTX_P1
27 PCIE_PTX_C_NEWRX_N1
27 PCIE_PTX_C_NEWRX_P1

For WLAN


27 PCIE_PRX_WLANTX_N2
27 PCIE_PRX_WLANTX_P2
27 PCIE_PTX_C_WLANRX_N2
27 PCIE_PTX_C_WLANRX_P2

For LAN

28 PCIE_PRX_C_LANTX_N3
28 PCIE_PRX_C_LANTX_P3
28 PCIE_PTX_C_LANRX_N3
28 PCIE_PTX_C_LANRX_P3





NewCard



WLAN



LAN



U11B

PCI-E *

SMBus





Controller Link

PEG


From CLK BUFFER

Clock Flex

IBEXPEAK-M QV20 A0_FCBGA1071
HM55R3@




FROM CLK GEN FOR: 133/100/96/14.318 MHZ





Note: Stuff 0 ohm if 25MHz crystal un-stuff



for EMI request




Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B						
						Size B	Document Number		401782		Rev D	
						Date:	Monday, January 25, 2010		Sheet	17 of 48		
						3	2		1			



PCH Strap Pin



Digital Display Interface




HDMI

NO REBOOT Strap		
PCH_SPKR	Low= Disable	High= Enable

Boot BIOS Strap		
PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC (Default)
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable
	High= A16 swap override Disable




Internal: Pull down 20k
During Reset: Low
Initial: Low

Internal: Pull down 20k
During Reset: Low
Initial: Low

Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled (Default)

DMI Termination Voltage	
NV_CLE	Low= Set to Vss (Default) High= Set to Vcc



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				401782	
				Date: Monday, January 25, 2010	Sheet 20 of 48





GPIO8 Not pull down

Internal: Pull up 20k
During Reset: High
Initial: High

GPIO15
a Strong pull up may be needed
for GPIO Functionality
Internal: Pull down 20k
During Reset: Low
Initial: Low

On-Die PLL VR

PCH_GPIO27 High = Enabled (Default)
Low = Disabled



MISC

GPIO

CPU


NCTF

RSVD


Not pull low
internal pull up

Internal: Pull up 20k
During Reset: High
Initial: High

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B			
						Size B	Document Number		Rev D
							401782		
		Date: Monday, January 25, 2010		Sheet 21 of 48					





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	Schematic,LA5321P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev D
				401782		
				Date:	Monday, January 25, 2010	Sheet 22 of 48




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Schematic,LA5321P M/B							
		Size		Document Number				Rev	
		Custom		401782				D	
		Date:		Monday, January 25, 2010		Sheet		24 of 48	


SATA HDD Conn.








SATA ODD Conn



USB Board





eSATA/USB






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2009/01/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2010/01/23		Compal Electronics, Inc.	
2009/01/23		2010/01/23		Schematic,LA5321P M/B	
Size		Document Number		Rev D	
401782		401782		Rev D	
Date:		Monday, January 25, 2010		Sheet 25 of 48	



PCIe Mini Card-WLAN/WiMax



PCIe Mini Card-3G




Reserve for EMI request



Security Classification			Compal Secret Data		Title
Issued Date			2009/01/23	Deciphered Date	
				2010/01/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size					Document Number
					401782
Date:					Monday, January 25, 2010
Sheet					27 of 48
Rev					D


Place Close to Chip




RTL8103EL-GR

RTL8103EL-GR_LQFP48_7X7


Place these components
close to UL2




Close to Pin10,13,30,36,45




Close to Pin1,37,29




Close to Pin19



Close to Pin48




LAN Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic, LA5321P M/B	
				Size	Rev
				Custom	D
				Document Number	
				401782	
				Date:	Monday, January 25, 2010
				Sheet	28 of 48


Codec




Audio regulator



Beep sound





Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	Ext. MIC
	20K	PORT-B (PIN 21, 22)	
	10K	PORT-C (PIN 23, 24)	SPK out
	5.1K	PORT-D (PIN 35, 36)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	Int. MIC
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 37)	Headphone out
	5.1K	PORT-I (PIN 32, 33)	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401782	Rev D
				Date:	Monday, January 25, 2010
				Sheet	29 of 48


TPA6017 Medium Range Amplifier




Ext. Mic




Int. Mic




Speaker Connector




HeadPhone/LINE Out JACK



Ext.MIC/LINE IN JACK





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic,LA5321P M/B	
Size		Document Number		Rev D	
401782		401782			
Date:		Monday, January 25, 2010		Sheet 30 of 48	




3 in 1 Card Reader

confirm all pin define with connector spec.







R	C	USB AUTO DE-LINK	MS FORMATTER	Description
0	NC	YES		Recommended
NC	47P	YES	YES	
NC	NC			Compatible with RTS5158E
NC	680P	YES		LED ON
10K	180P			LED ON
10K	680P		YES	





Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Custom	401782
			Date	Monday, January 25, 2010
			Sheet	31 of 48
			Rev	D

Compal Electronics, Inc.

Schematic, LA5321P M/B

[illegible]

22K TO 47K PULL-UPS MUST BE PLACED
ON INTA#, PME#, SERIRQ# & CLKRUN#.




VCC5# (124)	VPP_PGM (125)	IDSEL SELECT
0	0	AD18
0	1	*AD20
1	0	AD25
1	1	PIN F4

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE
REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO
SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS.
THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS


CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP PGM TO CREATE VPP VCC.




	1	JPCMD
	35	GND
	2	GND
S1 D3	36	DAT3#
S1 CD#	37	CD1#
S1 D4	38	DAT4#
S1 D11	39	DAT4A11
S1 D5	40	DAT5#
S1 D12	41	DAT5A
S1 D6	42	DAT6#
S1 D13	43	DAT6A13
S1 D7	44	DAT7#
S1 D14	45	DAT7A14
S1 CE1#	46	CE1#
S1 D15	47	DAT15#
S1 A10	48	A10#
S1 CE2#	49	CE2#
S1 OE#	50	OE#
S1 CS#	51	VS1#
S1 IORD#	52	IORD#
S1 A9	53	ADD9
S1 IOWR#	54	IOWR#
S1 A8	55	ADD8
S1 A7	56	ADD7
S1 A13	57	ADD13
S1 A18	58	ADD18
S1 A14	59	ADD14
S1 A19	60	ADD19
S1 WE#	61	WE#
S1 A20	62	ADD20
S1 RDY#	63	READY
S1 A21	64	ADD21
	17	VCC
	51	VCC
	18	VPP
	52	VPP
S1 A16	19	ADD16
S1 A22	53	ADD22
S1 A15	20	ADD15
S1 A23	54	ADD23
S1 A12	21	ADD12
S1 A24	55	ADD24
S1 A7	22	ADD7
S1 A25	56	ADD25
S1 A6	23	ADD6
S1 VS2	57	VS2#
S1 A5	24	ADD5
S1 RST	58	RESET
S1 A4	25	ADD4
S1 WAIT#	59	WAIT#
S1 A3	26	ADD3
S1 INPACK#	60	INPACK#
S1 A2	27	ADD2
S1 REG#	61	REG#
S1 A1	28	ADD1
S1 BVD2	62	BVD2
S1 A0	29	ADD0
S1 BVD1	63	BVD1
S1 D0	30	DAT0#
S1 D8	64	DAT8#
S1 D1	31	DAT1#
S1 D9	65	DAT9#
S1 D2	32	DAT2#
S1 A10	66	DAT10#
S1 WP	33	W#
S1 CD2#	67	CD2#
	34	GND
	68	GND
		SANTA_130675-4_6BP

✓ @
this is temp. footprint


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/04/07	Deciphered Date	2010/04/07	Title	Schematic, LA5321P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	401782	
				Date:	Monday, January 25, 2010	Sheet 32 of 48



SPI Flash (256KB)




Lid SW




LPC Debug Port

Please place the PAD under DDR DIMM.




Security Classification		Compal Secret Data			<i>Compal Electronics, Inc.</i>							
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B						
						Size		Document Number			Rev D	
								401782				
Date:		Monday, January 25, 2010				Sheet		34 of 48				

Power Button




ISPD




DC-IN LED

$V_F = 2.0V(\text{typ}), 2.4V(\text{max})$
 $I_F = 30mA(\text{max})$




POWER/SUSPEND LED




BATT CHARGE/FULL LED


$V_F = 1.9V(\text{typ}), 2.4V(\text{max})$ for amber
 $V_F = 2.0V(\text{typ}), 2.4V(\text{max})$ for green
 $I_F = 30mA(\text{max})$




WL&BT LED




HDD LED



Screw Hole




PCB Federal Mark PAD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic, LA5321P M/B	
				Size	Document Number
					401782
				Date	Monday, January 25, 2010
				Sheet	35 of 48
				Rev	D


+3VALW TO +3VS





+5VALW TO +5VS






+1.5V to +1.5VS



+3VALW TO +3V_LAN





Reserve for EMI test




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401782	Rev D
				Date:	Monday, January 25, 2010
				Sheet	36 of 48


DC301001M80




Vin Detector		
High	18.384	17.901 17.430
Low	17.728	17.257 16.976





RTC Battery




SP093MX0000



Precharge detector
15.97V/14.84V FOR
ADAPTOR





Add on 10/29





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/01/23				Title			
Deciphered Date				2010/01/23				Schematic, LA5321P M/B			
Size				Document Number				401782			
Date				Monday, January 25, 2010				Sheet 37 of 48			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 90 degree C
Recovery at 55 degree C



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Schematic,LA5321P M/B							
						Size	Document Number			401782		Rev	D
						Date:		Monday, January 25, 2010		Sheet	38	of	48





Iada=0~4.737A(90W) CP= 92%*Iada; CP=4.36A
Iada=0~3.42A(65W) CP= 92%*Iada; CP=3.147A

CP mode
Vaclim=0.736V(90W) PR70=53.6k PR49=0.015
Vaclim=1.08V(65W) PR70=75k PR49=0.02



CC=0.25A~3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CELLS	VDD	GND	Float
CELL number	4	3	2



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Schematic,LA5321P M/B							
		Size	Document Number						Rev D
		401782							
Date:		Monday, January 25, 2010		Sheet		42		of 48	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic,LA5321P M/B	
Size	Document Number	401782			Rev D
Date:	Monday, January 25, 2010	Sheet	43	of	48



PIR (Product Improve Record)

NSWAA LA-5321P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
6/29	18		Change R324 from 10K to 330K	To solve ACIN LED issue
7/02	21		Change BT_PWR# from GPIO0 to GPIO34, add VGA_HDMI_HPD on GPIO0.	For common design with NSKAA
7/02	26		DEL JCAM (R431,R432,C403,R371,R373,R374,R375,L20)	CAM cable combine with LVDS
7/02	13		DEL R387	Remove +5VALW power to camera
7/02	31		DEL YC1,CC10,CC12	Remove 12MHz crystal to cardreader
7/02	31		DEL RC2	Remove +3VALW to cardreader
7/03	13		Add R126,R401	Reserve +1.5VS to clk gen for low power clk gen test
7/03	13,21		Add R155	Reserve LVDS_SEL on PCH GPIO45
7/03	16,33		Connect PCH GPIO33 to EC pin 103 as PWRME_CTRL Change 3G_OFF# from EC pin 103 to pin 107	To reflash ME BIOS
7/17	35		Add R82 on SATA_LED#	Reserve for cost down plan
7/17	20		DEL R277,D12, Connect USB_OC#3_D to USB_OC#3	
7/17	18,33,35		DEL R384, D14. Add R331	Modify ACIN circuit
7/17	13,35		Change Q7,Q34 to Dual Q35	For cost down
7/17	15		DEL R169~R172, C267,C268,C271,C272	No need for ASMedia level shifter
7/20	5,9,11,21		Add Q41,R19,R127,R22,D54,U16,R33,R84,Q33,R424,R418, C267,Q46,C472,R417,C230,C218,C205,C186,PJ30,PJ31,R83 Q48,R425,R169 Add RST_GATE on PCH GPIO46	Reserve S3 power reduction circuit
7/27	33		Add R5	To solve SYSON glitch issue
7/27	21,33		Connect PCH GPIO49 to EC pin25 as THM_ALT#	Reserve for test
7/27	8,9,11		Add C159,C160,C271,C180,C179,C185,C217,C268	For cost down
7/30	36		Add C473,C475,C478	For EMI request
7/30	16,34		Change U13 to 8MB, U22 to 1MB	For SW and EC request
7/30	20		DEL Braidwood circuit	Calpella don't support Braidwood

NSWAA LA-5321P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.2 TO 0.3

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
8/4	5		Change VTTPPWROK to VTTPPWROK_CPU on CPU side	Modify S3 power saving circuit
8/4	15		Add R189 on PCH_HDMI_HPD	Add for no IHDMI sku
8/4	36		Change Q31 from SI4856 to SI4800	Cost down
8/19	15		Change HDMI level shifter from ST to ASMedia	For better HDMI signal quality
8/19	13,19		Add R128,R130 for PCH BKL control	Reserve for deep green test

NSWAA LA-5321P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.3 TO 1.0

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
9/28	32		Change UB1 pin53 connection from PCI_SERR# to SERIRQ	Modify PCMCIA circuit
9/28	16		Change C287,C290 from 18p to 15p	To fine tune RTC timing
10/15	15,21		Connect PCH_HDMI_HPD to PCH GPIO0	For TVAP HDMI control
10/28	5		Reserve C301,C384,C389	Reserve for S3 power saving circuit

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Schematic,LA5321P M/B		
								Size	Document Number	Rev
								Custom	401782	D
Date:						Monday, January 25, 2010		Sheet	46 of 48	

NO DATE	PAGE	MODIFICATION LIST	PURPOSE																																
EVT	P47-PWR_CHARGER	Change PR65 4.7 to 47k	For CPU throttling setting (2009/06/05)																																
EVT	P47-PWR_CHARGER	Change PR70 8.25k to 24k	Set 75W CP (2009/06/05)																																
		Change PR72 26.7k to 20k																																	
		Change PR49 0.015 Ohmto 0.02 Ohm																																	
EVT	P47-PWR_CHARGER	Change PQ8,PQ9,PQ10 AO4407 to FDS4435	Change PMOS for UMA SKU (2009/06/05)																																
EVT	P43-PWR_1.05VSP/1.5VP	Change PR115,PR250 422 Ohm to 100 Ohm	Avoid 2nd source RT8209B can no power on (2009/06/05)																																
		Change PC79,PC194 1U to 4.7U																																	
EVT	P43-PWR_1.05VSP/1.5VP	Change PR116 14.7k to 10k	Set 1.05V OCP to 8.54A(2009/06/05)																																
		Change PR251 13.7k to 18k	Set 1.5V OCP to 9.98A(2009/06/05)																																
EVT	P42-PWR+VTTP	Change PR99 5.9k to 2.43k	Set VTT OCP to 19.7A(2009/06/05)																																
DVT	P46-PWR_GM VGA_CORE	Change PC218 15P to 100P	Correct link error (2009/07/07)																																
DVT	P46-PWR_GM VGA_CORE	Change PC211 SE080224K80 to SE000005Z80	Change voltage rating 10V to 25V (2009/07/07)																																
DVT	P45-PWR_CPU_CORE	PC133, PC134 SE083224Z80 to SE124224K80	PC133, PC134 tolerance Y5V to X5R(2009/0/07)																																
DVT	P49-PWR+VTTP	Change PR99 2.43k to 4.99k	Set OCP(2009/07/07)																																
DVT	P43-PWR_1.05VSP/1.5VP	Change PC79, PC194 SE00000MAN0 to SE107475K80	Change part number(2009/07/07)																																
DVT	P41-PWR_3VALWP/5VALWP	Add PC87 1U_0402-6.3V6K	Avoid pre-charge can not finish(2009/07/07)																																
DVT	P41-PWR_3VALWP/5VALWP	Add PC45 0.22U to 1U	Prevent +3VALW/+5VALW can't boot up (2009/07/07)																																
DVT	P45-PWR_CPU_CORE	Change PR229-PR245 and PR160 10k to 1k	Change VID, PSI# and DPRSLVPR select resistor from 10k to 1k (2009/07/17)																																
DVT	P45-PWR_CPU_CORE	Change PR157 10k to 1.91k	Change PGOOD pull high resistor 10k to 1.91k(2009/07/17)																																
DVT	P45-PWR_CPU_CORE	Remove PH3, PC124, PR167	Modify circuit for CPU_CORE(2009/07/17)																																
		Change PC133, PC134 pin 2 from GND to VSUM-																																	
		Change PR152, PR192 0402 size to 0805 size																																	
DVT	P46-PWR_GM VGA_CORE	Remove PR281, PC227	Modify circuit for GFX (2009/07/17)																																
DVT	P39-PWR_BATTERY CONN / OTP	Change +3VLP to +3VALWP	Remove +3VLP power rail (2009/07/17)																																
DVT	P42-PWR+VTTP	Remove PR290, PR291, PR292, PR293, PR293,PR105, PC228, PC229, PQ53, PQ54	Remove VTT voltage switch circuit (2009/07/17)																																
DVT	P47-PWR_CHARGER	Change PC84 0.1U	For EMI solution(2009/07/23)																																
DVT	P47-PWR_CHARGER	Add PC144 0.1U,Add PC182 470P	For EMI solution(2009/07/23)																																
DVT	P47-PWR_CHARGER	Add PC144 0.1U,Add PC182 470P	For EMI solution(2009/07/23)																																
DVT	P42-PWR+VTTP	Add PC230 0.1U	For EMI solution(2009/07/23)																																
DVT	P42-PWR+VTTP	Add PR100 4.7U, PC70 680P	Add snubber(2009/07/23)																																
DVT	P42-PWR+VTTP	Change PR95 0 ohm to 2.2 ohm	Add boot strap resistor (2009/07/23)																																
DVT	P42-PWR+VTTP	Change PR94 3.4k to 1.5k, PR101 1k to 3k	For HW solution(S3 power reduction)(2009/07/23)																																
DVT	P42-PWR+VTTP	Add PU14	For power test(2009/07/23)																																
DVT	P52-PWR_0.75VSP/1.1VSP	Add 0.75VR_EN# control signal	For HW solution(S3 power reduction) (2009/07/23)																																
DVT	P45-PWR_CPU_CORE	Change PR148, PR188 0 to 2.2 ohm	Add boot strap resistor(2009/07/23)																																
DVT	P45-PWR_CPU_CORE	Add PR151, PR191 4.7 ohm, PC118, PC149 680P	Add snubber(2009/07/23)																																
DVT	P45-PWR_CPU_CORE	Add PC114, PC138 470P	For EMI solution(2009/07/23)																																
DVT	P45-PWR_CPU_CORE	Add PC120 0.1U	For EMI solution(2009/07/23)																																
DVT	P45-PWR_CPU_CORE	Add PC121 1U	For EMI solution(2009/07/23)																																
DVT	P46-PWR_GM VGA_CORE	Change PL18 SH00000AC00 to SH05056BM00	Change current rating to 25A(2009/07/27)																																
DVT	P47-PWR_CHARGER	Change PQ9 FDS4435 to AO4407A	For design change(2009/07/27)																																
DVT	P45-PWR_CPU_CORE	Remove PQ40, PQ47	For design change(2009/07/28)																																
DVT	P52-PWR_0.75VSP/1.1VSP	Change PC101 10U to 4.7U	For design change(2009/07/28)																																
DVT	P52-PWR_0.75VSP/1.1VSP	Change PC106 SE076104KM8 to SE076104K80	Change to COMPAL PN(2009/08/03)																																
DVT	P45-PWR_CPU_CORE	Change PC151 SE076104KM8 to SE076104K80	Change to COMPAL PN(2009/08/03)																																
DVT		Change PC53, PC54, PC78, PC193 SF22001M200 to SF000001H00	SF22001M200 is forbids to use (2009/08/03)																																
DVT	P45-PWR_CPU_CORE	Change PR178 2.43k to 2.26k	Change Rdroop for load line (2009/08/03)																																
DVT	P42-PWR+VTTP	Change PU7 ISL6268 to APW7138	For cost down (2009/08/03)																																
		Remove PC71 0.01U	For APW7138 solution (2009/08/03)																																
DVT	P39-PWR_BATTERY CONN / OTP	Change PR33 13.7k to 12.4k	Set OTP (2009/08/03)																																
		Change PR37 15.4k to 15.8k																																	
DVT	P46-PWR_GM VGA_CORE	Change PC223 SE071150J1M to SE071150J80	Change PC223 to COMPAL PN (2009/08/03)																																
DVT	P47-PWR_CHARGER	Add PR220 4.7 ohm, PC169 680P	Add charger snubber(RF solution) (2009/08/03)																																
DVT	P45-PWR_CPU_CORE	Add PC113 2200P	RF solution (2009/08/03)																																
PVT	P47-PWR_CHARGER	Change PR70 24k to 75k	Set 65W CP (2009/09/04)																																
PVT	P42-PWR+VTTP	Change PL7 0.47U to 1U	Design change (2009/09/04)																																
PVT	P45-PWR_CPU_CORE	Change PR178 2.26k to 2.37k	Change Rdrrop for load line (2009/09/04)																																
PVT	P45-PWR_CPU_CORE	Add PC150, PC152 0.1U (SE042104K80)	For EMI soltion (2009/09/14)																																
PVT	P45-PWR_CPU_CORE	Add PC121 1U	For EMI soltion (2009/09/14)																																
PVT	P42-PWR+VTTP	Add PC85, PC186 0.1U	For EMI soltion (2009/09/14)																																
PVT	P42-PWR+VTTP	Remove PC66, PC68 10U	Design change (2009/09/14)																																
PVT	P47-PWR_CHARGER	Change PR64 PN SD013220B80 to SD014220B80	Use same PN (2009/09/14)																																
PVT	P42-PWR+VTTP	Change PR95 PN SD013220B80 to SD014220B80	Use same PN (2009/09/14)																																
PVT	P43-PWR_1.05VSP/1.5VP	Change PR113, PR248 0 ohm to 2.2 ohm	Add boot trap resistor(2009/09/14)																																
		Add PR114, PR249 4.7 ohm, PC80, PC195 680P	Add snubberr(2009/09/14)																																
PVT	P45-PWR_CPU_CORE	Change PR148, PR188 PN to SD014220B80	Use same PN(2009/09/14)																																
		<table><tr><th>Security Classification</th><th colspan="3">Compal Secret Data</th></tr><tr><td>Issued Date</td><td>2008/10/23</td><td>Deciphered Date</td><td>2009/10/23</td></tr></table>	Security Classification	Compal Secret Data			Issued Date	2008/10/23	Deciphered Date	2009/10/23	<table><tr><td colspan="4">Title</td></tr><tr><td colspan="4">Compal Electronics, Inc.</td></tr><tr><td colspan="4">Schematic_LA5321P M/B</td></tr><tr><td>Size</td><td>Document Number</td><td colspan="2">Rev D</td></tr><tr><td></td><td>401782</td><td colspan="2"></td></tr><tr><td>Date:</td><td>Monday, January 25, 2010</td><td>Sheet</td><td>47 of 48</td></tr></table>	Title				Compal Electronics, Inc.				Schematic_LA5321P M/B				Size	Document Number	Rev D			401782			Date:	Monday, January 25, 2010	Sheet	47 of 48
Security Classification	Compal Secret Data																																		
Issued Date	2008/10/23	Deciphered Date	2009/10/23																																
Title																																			
Compal Electronics, Inc.																																			
Schematic_LA5321P M/B																																			
Size	Document Number	Rev D																																	
	401782																																		
Date:	Monday, January 25, 2010	Sheet	47 of 48																																
		<table><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td></tr></table>		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.																															
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.																																			

NO	DATE	PAGE	MODIFICATION LIST		PURPOSE
PVT		P42-PWR_1.05VSP/1.5VP	Change	PR117 8.25k to 4.02k	Avoid FB trace noise (2009/09/18)
			Change	PR118, PR252, PR253 20.5k to 10k	
PREMP		P45-PWR_DCIN/DECTOR	Change	PC7 SE041224K80 to SE000005Z80	Change CAP size from 1206 to 0603 (2009/10/09)
PREMP		P46-PWR_BATTERY CONN / OTP	Change	PR44 13.7k to 12.1k	Modify OTP setting (2009/10/09)
PREMP		P44-PWR_CPU_CORE	Change	PR178 2.37k to 2.43k	Change CPU_CORE OCP 52A to 57A and modify load line (2009/10/09)
			Change	PR195 1.1k to 1.2k	
PREMP		P44-PWR_CPU_CORE	Change	PC121 SE000009R80 to SE000006900	Change HW part to power part PN (2009/10/09)
PREMP		P44-PWR_CPU_CORE	Change	PL12, PL14 SH000005680 to SH12036BM00	Use 5% tolerance DCR choke (2009/10/09)
PREMP		P41-PWR_VTTP	Change	PR94 1.5k to 39.2k	Adjust VTTPWROK voltage 3.3V to 1.05V (2009/10/27)
			Change	PR101 3k to 10.5k	
PREMP		P42-PWR_1.05VSP/1.5VP	Remove	1.05V components	Cost down (2009/11/03)
MP		P41-PWR_VTTP	Change	PR94 39.2k to 6.81k	Modify resistor for VTTPWROK voltage (2009/11/26)
			Change	PR101 10.5k to 2k	

Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/23	Deciphered Date	2009/10/23	Schematic,LA5321P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401782
				Date:	Monday, January 25, 2010
				Sheet	48 of 48
				Rev	D